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Abstract
We have studied resistive bistability (memory) effects in junctions based on metal oxides, with a 
focus on sample-to-sample reproducibility which is necessary for the use of such junctions as 
crosspoint devices of hybrid CMOS/nanoelectronic circuits. Few-nm-thick layers of NbOx, CuOx
and TiOx have been formed by thermal and plasma oxidation, at various deposition and oxidation 
conditions, both with or without rapid thermal post-annealing (RTA). The resistive bistability 
effect has been observed for all these materials, with particularly high endurance (over 103
switching cycles) obtained for single-layer TiO2 junctions, and the best reproducibility reached 
for multi-layer junctions of the same material. Fabrication optimization has allowed us to 
improve the OFF/ON resistance ratio to about 103, but the sample-to-sample reproducibility is so 
far lower than that required for large scale integration. 
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2I. INTRODUCTION 
 The exponential, “Moore’s Law” progress of semiconductor integrated circuit technology1
will face though challenges in just a few years, mostly due the necessity of sub-nanometer 
accuracy of field-effect transistor feature definition – see, e.g., Ref. 2. One of the most attractive 
options to bypass these problems and extend the Moore’s Law by estimated 10 to 15 years3 is to 
use hybrid CMOS/nanoelectronic circuits. The simplest, and apparently the most promising 
version of such circuit2-9 is a usual CMOS stack, augmented with a back-end nanoelectronic 
crossbar,10 with similar nanodevices formed at every crosspoint.  
 The first suggestions4,5 of the hybrids required using complex, three-terminal devices, whose 
implementation is still well beyond experimental reach. However, it was soon realized that the 
circuits may function very effectively even if the crosspoint device is just a diode (connecting 
two nanowires, one from each crossbar layer) with resistive bistability (Fig. 1a).11 Experimental 
observation of such bistability in many materials (including metal oxides and sulphides, 
amorphous silicon, organic layers with and without embedded metallic grains, and molecular 
self-assembled monolayers) have been reported in numerous publications starting at least from 
the 1960s – see an early review13 and recent reviews.9,14,15  Moreover, these studies have led to a 
virtual consensus that the resistive bistability, at least in metal-oxide and amorphous-silicon 
junctions,16 is due to the reversible formation and dissolution of one or few highly conducting 
spots (sometimes called “filaments”), due to field-induced drift of ions (depending on the 
particular material, either anions or cations) through the amorphous matrix of the layer – see Fig. 
1b-d.9,14,15
3 Because of this atomic-scale mechanism, the most critical feature of the bistable junctions, 
especially in the view of their possible applications in VLSI circuits, is the device-to-device 
reproducibility. However, most publications do not give any quantitative information about the 
achieved reproducibility. We are aware of just a few exceptions: 
(i) A Samsung group has published17 histograms of ON and OFF resistances of junctions 
of an unspecified metal oxide, with two substantially different areas, 0.2 and 0.0025 μm2. In both 
cases, the statistical distributions of ON and OFF resistances form relatively narrow peaks 
(below one order of magnitude wide) which are well separated, by approximately factors 300 
and 30, respectively. Unfortunately, no statistics has been given for switching threshold voltages 
Vt and V’t (Fig. 1a), the bistability parameters most critical for applications.9
 (ii) A Spansion team has presented18 somewhat less impressive current histograms for 
their 0.18×0.18 μm2 CuOx junctions with a 12-nm oxide layer; still, the ON and OFF current 
values are separated by a gap of at least one order of magnitude wide. Again, no switching 
threshold statistics have been reported. 
 (iii) A University of Michigan at Ann Arbor group did present19 a histogram of one of 
switching thresholds (Vt in Fig. 1a) of their 50×50 nm2 junctions with an 80-nm-thick 
amorphous-silicon layer. The histogram features a very narrow (~10%) peak, at apparently much 
larger split between average values of V’t and Vt.
 (iv) A collaboration of the Chinese Institute for Microelectronics and University at 
Albany have reported20 a narrow but still clean separation of ~30%-wide histogram peaks for V’t
and Vt, in 0.5×0.5 μm2 junctions consisting of three sequentially deposited ZrO2/Cu bilayers, 
4with a thickness of 20+3 nm each. 
(v) Finally, very recently, a group from Gwangju, Korea reported21 a huge (~4 
orders-of-magnitude) gap between the threshold histogram peaks (each less than an 
order-of-magnitude wide) in 0.5×0.5 μm2 junctions based on ~70 nm thick layers of a 
polyfluorene-derivative polymer.22
 However, even these publications report only the apparently best results, and do not describe 
how sensitive they have been to variations of the fabrication conditions. The goal of this work 
has been to explore bistability effects in junctions based on oxides of Cu and Ti, which looked 
most promising from literature data (plus Nb which was a legacy metal for our laboratory), 
within a broad range of fabrication and post-processing conditions and procedures of the electric 
“formation” of the devices. In contrast to virtually all other publications in this field, we present 
experimental data on device reproducibility (and also other important properties such as OFF/ON 
conductance ratio and switching endurance), regardless on whether they look favorable or 
unfavorable. We hope that these data will give important clues to other research groups in pursuit 
of the important goal of integrable nanodevice development. 
II. FABRICATION AND EXPERIMENTAL PROCEDURES 
 Most metal-oxide layers of our junctions were fabricated by either rf plasma or thermal 
oxidation of a thin metallic layer (or layers) on 2” thermally-oxidized silicon wafers, at ambient 
temperature. The fabrication procedures of two types were used. 
 (i) Vacuum-break process (wafers VJCuOx3, 4, 5, 6, 7 and VJTiOx1, 2, 3): 
5 A layer of metal base electrode (50-100nm) was first deposited by electron beam 
evaporation, at a 0.05 to 0.08 nm/s rate, in a ~5×10-7 Torr vacuum. After a vacuum break, the 
sample was rapidly transferred to a sputtering chamber with base vacuum of 2 to 3×10-7 Torr. 
After pre-cleaning in an rf Ar plasma for a time sufficient to remove ~5 nm of the base electrode, 
either the thermal oxidation (at 100 Torr pressure of dry oxygen, for 10 to 40 minutes), or rf 
plasma oxidation (at 10 to 300 W rf power, at 15 to 30 mTorr O2 pressure, for 10 minutes) was 
performed. The few-nm-thick oxide layer was then sealed by a 100-nm-thick Nb 
counter-electrode film, dc-sputtered at the rate close to 2 nm/s. 
  (ii) In-situ processes (all other wafers listed below): 
 The whole junction structure was fabricated in a single vacuum system equipped either for 
sputtering (for NbOx and CuOx) or e-beam evaporation (for TiOx). The in-situ process has 
enabled us to provide larger variety of metal electrodes (see Tables 1-3 below for details) and 
cleaner interface between the metal and metal-oxide layers. For NbOx devices, a 50-nm-thick Al 
wiring level was first dc-sputtered at 0.5 nm/s, followed by a 10-nm-thick Nb base layer. For 
CuOx samples, the substrate was pre-coated with a 5-nm Cr adhesion layer, followed by 
dc-sputtering, at a rate of ~2 nm/s, of a 150-nm-thick Cu base electrode. Following the surface 
oxidation, stacks of both types were completed by dc-sputtering of  ~100-nm-thick Nb 
counter-electrodes at a rate ~ 2 nm/s. 
 For TiOx-based junctions, the deposition of a similar Cr adhesion layer was followed by 
e-beam evaporation of 50 to 100 nm Pt wiring layer and its lift-off patterning. Then the wafer 
was cleaned from any resist and chemical residue in an oxygen rf plasma asher and moved into 
6the e-beam chamber, where it was cleaned again in rf Ar plasma as described above, before the 
deposition of the titanium layers. For Ti/TiOx/Ti devices, a 50-100 nm thick Ti electrode was 
e-beam evaporated at ~0.05 nm/s, followed by e-beam evaporation of TiO2 from a stoichiometric 
target. For Pt/TiOx/Ti type devices, a very thin (1.5 nm) layer of Ti was evaporated on the Pt base, 
and then exposed to oxygen-enriched rf plasma to completely oxidize the layer. For multi-layer 
TiOx junctions, this process was repeated several times. In both cases, the oxide layer was sealed 
by e-beam evaporation of a 100 nm thick Ti counter-electrode, as described above. 
   Figure 2 shows an annular dark-field scanning transmission electron microscopy (ADF 
STEM) image of one of our multi-layer samples (wafer VJTiOx8).  It shows sharp, clean, and 
relatively smooth interfaces between the layers.  
 After the stack had been fabricated, it was patterned to define 18 junctions of areas 3×3,
30×30, and 300×300 μm2, with appropriate wiring and contact pads, on each 5×5 mm2 chip. For 
that, Nb and Ti electrode patterns were defined by the reactive ion etching in SF6 gas using a 
PMMA etch mask patterned with UV lithography. Other metals (viz. Al and Cu) were patterned 
by back-sputtering in Ar rf-plasma again using PMMA etch masks. A 150 nm thick rf-sputtered 
quartz layer was used as for insulation and patterned with a self-aligned-liftoff process using the 
junction layer etch mask. A final wiring layer of 200-nm-thick, dc-sputtered Nb was patterned 
via lift-off. 
 After initial junction testing, several chips from most fabricated wafers were subjected to 
rapid thermal post-annealing (RTA) in Ar flow, at temperatures from 200 to 800ºC, for 30 to 180 
seconds. (For particular values, see Tables 1-3.) 
7 Since typical junction resistances were in excess of 102 Ω, i.e. larger than that of thin-film 
on-chip wiring, their electrical characterization was performed by simple two-terminal I-V
measurements. For the initial formation of the ON-state (i.e. Fig1b-d), applied voltage was 
increased, with current externally limited to a certain value, typically of a few mA. (The 
so-called “current compliance”.)
Voltage sweeps were performed at a speed of 1 to 100 mV/s. In the junctions exhibiting 
resistive bistability, the typical OFF→ON switching time was less than 10 μs (our measurement 
technique limit), while the typical ONൺOFF switching took much more time, in the range of 
milliseconds. For quantitative characterization of ON and OFF states, the corresponding 
resistances RON and ROFF were measured at low bias voltage (~50 mV). The resistive bistability 
cycle could be typically repeated several (N) times, usually followed by a hard breakdown to an 
irreversible state with a very low resistance.  
 ON/OFF switching statistics was recorded for all devices which exhibited the bistability. The 
“yield” listed in Tables 1-3, was defined as ratio of number of samples with resistive bistability 
behavior to the overall number of all samples without evident microshorts.
III. RESULTS: NbOx
 Our laboratory has long experience of fabrication of high-quality thin-film structures based 
on niobium, so that in light of several prior publications27,28 reporting the resistive bistability in 
junctions based on oxides of that material, it was natural for us to start our experiments with such 
devices. Table 1 summarizes the major parameters and properties of our Nb/NbOx/Nb junctions. 
8 Our initial attempt of forming the oxide layer by simple thermal oxidation in dry oxygen 
(wafer VJNbOx1), has produced a very low yield. The post-annealing did not help much.  
 The transfer to plasma oxidation, at modest rf power (wafers VJNbOx2 and 3), has not 
increased the yield of as-grown junctions. However, such devices have benefited more from the 
RTA (Fig. 3), with the yield clearly growing with RTA temperature until it reaches ~500°C. 
Unfortunately, at approximately the same temperature, the OFF/ON resistance ratio starts to drop 
rapidly (Fig. 3b). Moreover, the switching endurance of such junctions, characterized by the 
number N of ON/OFF switching cycles (like that shown in Fig. 3a) was low, with the typical N
of the order of 10 or so. 
 An attempt to improve the situation by the further increase of rf plasma power (wafer 
VJNbOx4) has given junctions with typical Schottky-barrier I-V curves, without observable 
hysteresis.  
 Since by that time, we had reached more promising results with CuOx devices, we decided 
not to pursue the niobium oxide option any longer. 
IV. RESULTS: CuOx
 Experiments with copper oxides (Table 2) were also started with thermal oxidation – see 
wafer VJCuOx3, which gave similarly poor yield.  
 The transfer to plasma oxidation, at modest rf power (10 to 100 W) has helped a lot, 
especially when accompanied by the RTA, with the average yield rising to ~50% (Fig. 4) for 
wafer VJCuOx7. Unfortunately, just like in the case of NbOx, the yield rise is accompanied by a 
9sharp drop of the OFF/ON resistance ratio. 
 Encouraged by prior work,29 we have explored the option of very high plasma power 
combined with a higher oxygen pressure (wafers VJCuOx13, 15 and 17). Together with an RTA 
at 400°C, this has led to an improvement of the resistance ratio, but the yield has dropped. 
 In addition, the switching endurance for all copper-oxide junctions was rather low, with the 
number N of cycles not exceeding 20 or so.  
V. RESULTS: TiOx
 In the view of recent encouraging publications,24,26,30-33  the main focus of our work has 
moved to devices with titanium oxide interlayer(s) – see Table 3. Just as in the case of other two 
oxides, we have started with the simplest option of thermal oxidation (wafer VJTiOx1), just to 
get equally poor results.  
 Our attempts to use a completely different way of TiOx formation, by its evaporation 
deposition from a stoichiometric TiO2 target (wafers VJTiOx4, 7 and 13) has also produced 
apparent I-V hysteresis loops, but they were very sensitive to temperature and the voltage sweep 
rate. A further study has shown considerable current change was happening even at fixed dc bias 
voltage, i.e. the measured states were not stable in time, putting in question the whole body of 
previously recorded data.
 The transfer to plasma oxidation of the base titanium electrode, accompanied by 
post-annealing at relatively high temperatures (e.g., 700°C), has immediately improved the 
picture, with good junction yield reaching 50% - see Fig. 5a,b. The switching endurance was also 
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improved to N ~ 103 (Fig. 5c), while the resistance ratio was not too impressive (see the rows for 
VJTiOx2 and 3 in Table 3), but acceptable for some applications.9 Further attempts at a higher rf 
power and RTA temperatures did not help to improve resistance ratio, so that other fabrication 
methods were clearly needed. 
  In hope to improve the results even further, and inspired by recent publication,31 we have 
explored in detail the option of several sequential cycles, each consisting of deposition of a very 
thin (1.5 nm) Ti layer, followed by its plasma oxidation (wafers VJTiOx6, 8, 9, 12, 14, 16, and 
17). Such thin individual layers are hardly continuous (as partly confirmed by their HR TEM 
images like the one shown in Fig. 2), and their sequential deposition and thorough oxidation are 
just a good way to produce relatively thick, virtually uniform layer of TiOx. For example, Fig. 2 
shows the ADF-STEM image of a sample from wafer VJTiOx8, with 5 layers forming 13 nm of 
oxide. A detailed electron energy loss spectroscopy (EELS) study has shown that through this 
layer, the titanium-to-oxygen atomic ratio changed little, with the average value higher than 0.5, 
indicating some oxygen deficiency in comparison with the stoichiometric TiO2. The study has 
also shown a certain fraction of Pt atoms in the oxide layer, gradually decreasing toward the 
counter-electrode, apparently due to some re-sputtering of the base electrode material in the 
oxidizing rf plasma, probably responsible for the layer non-uniformity visible in Fig. 2. 
 Such multi-cycle deposition gave us junctions with the best reproducibility to date, with 
~70% junction yield, and close similarity of dc I-V curves of good junctions (|Vt| and |V’t| ~1 V, 
see, e.g., Fig. 6). Unfortunately, the RTA, while increasing the resistance ratio to as high as ~103,
and sustaining similarly high switching endurance, reduces the yield – see Fig. 7. Our attempts at 
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more deposition-oxidation cycles to increase the oxide thickness (wafers VJTiOx9 and 17) gave 
a certain resistance ratio increase, but continuously reduced the good device yield, with much 
higher threshold voltages Vt and V’t.
 The high yield obtained on our best wafer VJTiOx8, with 5 sequentially oxidized Ti layers, 
have allowed us to perform a more quantitative test of the sample-to-sample reproducibility, 
namely the measurements of switching threshold voltage statistics. The results are shown in Fig. 
8. One can see a clear gap between the histogram peaks corresponding to Vt and V’t . 
VI. CONCLUSIONS 
 To summarize, we have explored the effect of resistive bistability in junctions with 
interlayers of three metal oxides, NbOx, CuOx, and TiOx, formed by several techniques, within a 
broad range of fabrication and post-processing conditions – see Tables 1-3. The results indicate 
that the problem of reproducible resistive bistability is much less rosy than implied by most 
publications in the field. Namely, while the mere demonstration of the bistability is pretty 
straightforward with any of those oxides (and, by literature data, with many other materials), the 
implementation of device-to-device reproducibility, with high yield of good devices, is much 
harder. 
 So far, our best reproducibility results, with the yield close to 70%, and a clear separation of 
histogram peaks for two switching thresholds (Fig. 8), have been obtained for TiOx junctions 
with ~13 nm oxide layer formed by 5 sequential deposition-oxidation cycles, without 
post-annealing. While such reproducibility is on a par with the best results reported for metal 
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oxide devices in the literature,17,18,20 it is only sufficient for simple hybrid circuit 
demonstrations,23-26 rather for real large-scale integration. We see the following reserves 
available for the further improvement of the reproducibility and other device parameters (such as 
the ROFF/RON ratio, switching endurance, and switching speed).  
 (i) Using junctions of much smaller area. Indeed, most interesting applications require much 
smaller (10-nm-scale) crosspoint devices,9 and the apparent mechanism of bistability (see Fig. 
1b-d and its discussion) may actually give more reproducible results for smaller junctions – the 
conclusion partly confirmed in Ref. 17. 
 (ii) Forming junctions with short voltage pulses (or their sequences), rather than the dc 
voltage used in our experiments. Such method may prevent local heating effects which may 
mask, or even reverse the field-induced ion drift.  
 (iii) Using different materials (such as amorphous-silicon19 or polymer interlayers22) and/or 
different fabrication conditions.  
 It is our feeling that the task of reaching the ~90% device yield necessary for VLSI 
applications9 is by no means hopeless, though it may require a large-scale industrial effort. We 
hope that our results will be useful for such effort. 
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Tables 
 Table 1. Parameters and properties of NbOx samples 
Wafers Interlayer formation Stack RTA Bistability/Properties 
VJNbOx1 thermal oxidation:  100 Torr O2, 40 min 
Nb/NbOx/Nb
400˚C,
30 s Y
yield <10% 
ROFF/RON <10 
VJNbOx2 plasma oxidation: 10 W,  15 mTorr O2, 10 min 
Nb/NbOx/Nb
400 to 
600˚C,
 30 to 
180 s 
Y
yield <40% 
ROFF/RON <10VJNbOx3 plasma oxidation: 100 W, 15 mTorr O2, 10 min 
Y
VJNbOx4 plasma oxidation: 300 W, 5 Torr O2, 10 min 
N Schottky barriers 
Table 2. Parameters and properties of CuOx samples 
Wafers Interlayer formation Stack RTA Bistability/Properties 
VJCuOx3 thermal oxidation:  
100 Torr O2, 40 min 
Cu/CuOx/Nb
400˚C,
180 s 
Y yield <5% 
ROFF/RON <5 VJCuOx4 Y 
VJCuOx5 plasma oxidation: 10 W,  15 mTorr O2, 10 min 
Cu/CuOx/Nb
200 to 
800˚C,
30 to  
180 s 
Y
yield ~50% 
ROFF/RON ~2  
(at 100 W;  
RTA 800˚C,  
30 s) 
VJCuOx6 plasma oxidation: 50 W,  15 mTorr O2, 10 min 
Y
VJCuOx7 plasma oxidation: 100 W, 15 mTorr O2, 10 min 
Y
VJCuOx13 plasma oxidation: 100 W, 25 mTorr O2, 10 min  
Cu/CuOx/Nb
400˚C,
30 s 
Y
yield <20% 
ROFF/RON ~10 
VJCuOx15 plasma oxidation: 300 W, 25 mTorr O2, 10 min 
Y
VJCuOx17 plasma oxidation: 300 W, 25 mTorr O2, 10 min 
Y
17 
Table 3. Parameters and properties of TiOx samples 
Wafer Interlayer formation Stack RTA Bistability/Properties 
VJTiOx1 thermal oxidation:  100 Torr O2, 40 min 
Ti/TiOx/Nb 
400˚C,
30 s Y
yield <10% 
ROFF/RON <5 
VJTiOx2 plasma oxidation: 50 W, 15 mTorr O2, 10 min Ti/TiOx/Nb 
400 to 
800˚C,
30 s 
Y yield ~50%  
ROFF/RON = 5 - 100 
(at RTA at 700 ˚C,
30 s) VJTiOx3 
plasma oxidation: 500 W, 
5 Torr O2, 10 min 
Y
VJTiOx4 
deposited TiO2,
thickness ≈ 15 nm 
Ti/TiOx/Ti 400˚C,
30 s 
N metastable 
junctions  
(see the text) 
VJTiOx7 
Pt/TiOx/Ti 
N
VJTiOx13 N 
VJTiOx6 plasma oxidation 
 of 1.5 nm Ti 
(1 layer) 
Pt/TiOx/Ti 
400 to 
700˚C,
30 s 
Y yield <30% 
ROFF/RON <30  VJTiOx12 Y 
VJTiOx8 plasma oxidation  
of 1.5 nm Ti 
(5 cycles) 
200 to 
700˚C,
30 s 
Y
yield ~70% 
ROFF/RON = 30 - 103
VJTiOx14 Y 
VJTiOx16 Y 
VJTiOx17 
plasma oxidation  
of 1.5 nm Ti 
(7 cycles) 
300˚C,
30 s Y
yield <40% 
ROFF/RON = 50 - 103
VJTiOx9 
plasma oxidation  
of 1.5 nm Ti 
(10 cycles) 
400˚C,
30 s Y
yield <15% 
ROFF/RON >200 
Vt >5 V 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. Resistive bistability in metal oxides: (a) the dc I-V curve (schematically), and the parameter 
nomenclature; (b, c, d) a cartoon of the apparent bistability mechanism. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Vt 
OFFON switching 
threshold 
V 
I RON
0 
ROFF 
ONOFF switching 
threshold 
V’t 
before “formation”      ON state      OFF state 
(a) 
(b)          (c)          (d) 
 
 
 
Fig. 2. An ADF-STEM image of a junction from wafer VJTiOx8.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. (a) Typical dc I-V curve of a junction from wafer VJNbOx3, and (b) effect of temperature of a 
30-second RTA on the OFF/ON resistance ratio and the yield of good devices from that 
wafer. The error bars correspond the r.m.s. scattering of the data among different samples. 
(The measurement accuracy was much better.) 
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Fig. 4. The same as in Fig. 3, for wafer VJCuOx7. 
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Fig. 5. (a) Typical dc I-V curve of a junction from wafer VJTiOx2, (b) effect of temperature of a 30-
second RTA on the OFF/ON resistance ratio and yield of good devices from that wafer, and 
(c) results of the “endurance test” (repeated ON/OFF cycling) of one of the devices. 
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Fig. 6. DC I-V curves of three different devices from wafer VJTiOx8 before the RTA. 
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Fig. 7. (a) Typical dc I-V curve of a junction from wafer VJTiOx8 after the RTA, and (b) effect of 
temperature of a 30-second RTA on the OFF/ON resistance ratio and the yield of good 
devices from that wafer. 
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Fig. 8. Statistics of the switching thresholds Vt and V’t for “as grown” devices (i.e. before the RTA) 
from wafer VJTiOx8. 
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